You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Do you want to request a feature or report a bug?
that is debatable
What is the current behavior?
Islands (components) with a single bus are ignored.
Precision: This happens only for BUS-BREAKER topology style. In NODE-BREAKER a single busbar e.g. with a load and a generator and no branch connected is correctly reported as a synchronous component.
What is the expected behavior?
Islands (components) with a single bus to be reported just like any island.
What is the motivation / use case for changing the behavior?
Current behavior is confusing. A single bus network should be valid and could even be computed in LoadFlow (single V-theta bus).
The text was updated successfully, but these errors were encountered:
Do you want to request a feature or report a bug?
that is debatable
What is the current behavior?
Islands (components) with a single bus are ignored.
Precision: This happens only for BUS-BREAKER topology style. In NODE-BREAKER a single busbar e.g. with a load and a generator and no branch connected is correctly reported as a synchronous component.
If the current behavior is a bug, please provide the steps to reproduce and if possible a minimal demo of the problem
PR reproducing the issue: Topology Processor: Components with single bus are ignored (#2309) #2310
What is the expected behavior?
Islands (components) with a single bus to be reported just like any island.
What is the motivation / use case for changing the behavior?
Current behavior is confusing. A single bus network should be valid and could even be computed in LoadFlow (single V-theta bus).
The text was updated successfully, but these errors were encountered: