Code

Use Yosys HQ v0.10 as a submodule#403

Code

Merged

tangxifan merged 31 commits intomasterlnis-uofu/OpenFPGA:masterfrom yosyshqlnis-uofu/OpenFPGA:yosyshqCopy head branch name to clipboardOct 31, 2021

+156-68

Commits

Commits on Oct 29, 2021

• [Git] Add YosysHQ as a submodule in the place of QuickLogic Yosys

  tangxifan

  committed
  b213faa

  Copy full SHA for b213faa

• [Github] debugging

  tangxifan

  committed
  f2ce2e6

  Copy full SHA for f2ce2e6

• [Github] debugging

  tangxifan

  committed
  39fa050

  Copy full SHA for 39fa050

• [Github] debugging

  tangxifan

  committed
  aece87b

  Copy full SHA for aece87b

• [Git] Update yosys submodule:

  tangxifan

  committed
  104e177

  Copy full SHA for 104e177

• [Github] Now use YosysHQ v0.10 release as a submodule

  tangxifan

  committed
  e8b3c68

  Copy full SHA for e8b3c68

Commits on Oct 30, 2021

• [Flow] Update yosys script by replacing the deprecated command 'opt_rmdff with opt_dff`

  tangxifan

  committed
  9c06041

  Copy full SHA for 9c06041

• [HDL] Fixed critical bugs in multi-mode FF HDL modeling, which caused reset signal unconnected

  tangxifan

  committed
  0a449cc

  Copy full SHA for 0a449cc

• [FPGA-Verilog] Fixed a bug on the non-inverted reset signal in testbenches when pin constraints are provided

  tangxifan

  committed
  91627ab

  Copy full SHA for 91627ab

• [Script] Replace deprecated rmdff in out-of-date yosys scripts

  tangxifan

  committed
  9432835

  Copy full SHA for 9432835

• [Test] Turn off ACE2 run in bitstream generation only flows

  tangxifan

  committed
  16de60e

  Copy full SHA for 16de60e

• [Test] Disable all the quicklogic tests due to missing support in Yosys v0.10 release

  tangxifan

  committed
  18bab18

  Copy full SHA for 18bab18

• [Flow] Disable DFFE and SDFF in no-ff Yosys scripts

  tangxifan

  committed
  978c60e

  Copy full SHA for 978c60e

• [Flow] Disable DFFE and SDFF in no-ff Yosys scripts

  tangxifan

  committed
  59a622a

  Copy full SHA for 59a622a

• [Flow] Disable DFFE and SDFF in no-ff Yosys scripts

  tangxifan

  committed
  0b770f3

  Copy full SHA for 0b770f3

• [Flow] Flatten the synthesis recipe in default yosys script to disable the mapping on DFFE and SDFF

  tangxifan

  committed
  ec184ef

  Copy full SHA for ec184ef

• [Flow] Flatten the synthesis recipe in default yosys script to disable the mapping on DFFE and SDFF

  tangxifan

  committed
  b7ad612

  Copy full SHA for b7ad612

• [Test] Disable ACE2 in implicit verilog test cases due to Yosys upgrade

  tangxifan

  committed
  40d11a4

  Copy full SHA for 40d11a4

• [Flow] Update yosys script to not use sdff and dffe

  tangxifan

  committed
  8dea7e8

  Copy full SHA for 8dea7e8

• [Test] Use frac_ff arch for SAPone; Otherwise Yosys cannot map reset signals

  tangxifan

  committed
  ad5cce0

  Copy full SHA for ad5cce0

• [Flow] Enable flatten for dff-related yosys scripts

  tangxifan

  committed
  e6cc3c4

  Copy full SHA for e6cc3c4

• [Arch] Change arch for Sapone test

  tangxifan

  committed
  be47e78

  Copy full SHA for be47e78

• [Flow] bug fix in BRAM-oriented yosys scripts

  tangxifan

  committed
  6277234

  Copy full SHA for 6277234

• [Test] Bug fix

  tangxifan

  committed
  335347a

  Copy full SHA for 335347a

• [Test] Bug fix

  tangxifan

  committed
  a4cfc84

  Copy full SHA for a4cfc84

• [Flow] bug fix

  tangxifan

  committed
  27b82d1

  Copy full SHA for 27b82d1

• [Test] bug fix

  tangxifan

  committed
  c8e9dfb

  Copy full SHA for c8e9dfb

• [Flow] bug fix

  tangxifan

  committed
  7455990

  Copy full SHA for 7455990

Commits on Oct 31, 2021

• [Test] Now use pre-configured testbench when verifying signal gen microbenchmarks

  tangxifan

  committed
  370e3fe

  Copy full SHA for 370e3fe

• [Test] update golden results for the vtr benchmarks due to Yosys v0.10 uprade

  tangxifan

  committed
  7f999d0

  Copy full SHA for 7f999d0

• [Flow] Add comments to clarify the limitations

  tangxifan

  committed
  0d14aa4

  Copy full SHA for 0d14aa4