Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Sync with Khronos SPIR-V Translator 4805372e24 #533

Merged
merged 2 commits into from
Aug 21, 2019

Conversation

MrSidims
Copy link
Contributor

Last patch is called:
"Fix invalid .spv->.bc translation of Intel FPGA merge attribute (#291)"

Conflicted with:
"[SYCL] Enable build and LIT tests on windows (#463)"
Resolved to "Ours".

Commits excluded from the sync as it breakes SYCL build:
"Use std::make_unique after LLVM change r369130"
"Move to C++14"
both of these changes should be cherry-pick after our next LLVM update.

[SPIRV] Update the way how llvm-spirv is used

Two changes were made in the driver to support new SPIR-V
rules:
- Usage of '-spirv-no-deref-attr' option was replaced with
'-spirv-max-version'
- Added '-spirv-ext=+all' option, it enables all known
SPIR-V extensions.

Last patch is called:
  "Fix invalid .spv->.bc translation of Intel FPGA merge attribute (intel#291)"

Conflicted with:
  "[SYCL] Enable build and LIT tests on windows (intel#463)"
Resolved to "Ours".

Commits excluded from the sync as it breakes SYCL build:
  "Use std::make_unique after LLVM change r369130"
  "Move to C++14"
both of these changes should be cherry-pick after our next LLVM update.

Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Two changes were made in the driver to support new SPIR-V
rules:
 - Usage of '-spirv-no-deref-attr' option was replaced with
   '-spirv-max-version'
 - Added '-spirv-ext=+all' option, it enables all known
   SPIR-V extensions.

Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
@bader bader merged commit 11d69ce into intel:sycl Aug 21, 2019
aelovikov-intel pushed a commit to aelovikov-intel/llvm that referenced this pull request Feb 23, 2023
Disabling fallback assert feature on FPGA device and disable
Windows assert tests on CUDA 

Signed-off-by: Sergey Kanaev <sergey.kanaev@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants