-
-
Notifications
You must be signed in to change notification settings - Fork 2.7k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
New Architecture: Parallax Propeller #21559
Comments
Based on Andrew's previous comment here, I would suggest just going ahead with a PR. It doesn't seem to me like this would be controversial. That said, a couple of questions:
|
Completely different ISA 🤣
https://www.parallax.com/propeller-2/programming-tools/ Not that i know of, but there's a LLVM port: https://github.com/ne75/p2llvm |
Go for it 👍 |
FWIW, it doesn't seem like they're using a distinct |
These cpu architectures allow targeting the Parallax Propeller 1 and Propeller 2, which are both very special microcontrollers with 512 registers and 8 cpu cores. Resolves ziglang#21559
* Adds new cpu architectures propeller1 and propeller2. These cpu architectures allow targeting the Parallax Propeller 1 and Propeller 2, which are both very special microcontrollers with 512 registers and 8 cpu cores. Resolves ziglang#21559 * Adds std.elf.EM.PROPELLER and std.elf.EM.PROPELLER2 * Fixes missing switch prongs in src/codegen/llvm.zig * Fixes order in std.Target.Arch --------- Co-authored-by: Felix "xq" Queißner <git@random-projects.net>
* Adds new cpu architectures propeller1 and propeller2. These cpu architectures allow targeting the Parallax Propeller 1 and Propeller 2, which are both very special microcontrollers with 512 registers and 8 cpu cores. Resolves ziglang#21559 * Adds std.elf.EM.PROPELLER and std.elf.EM.PROPELLER2 * Fixes missing switch prongs in src/codegen/llvm.zig * Fixes order in std.Target.Arch --------- Co-authored-by: Felix "xq" Queißner <git@random-projects.net>
i'm planning to work on a project with the Parallax Propeller 2 and i didn't want to waste my time with C again.
I want to use the C backend to compile Zig to C and leverage existing compilers to work with Zig instead of C.
Can we add a
propeller
andpropeller2
architecture with each having only ageneric
cpu with no cpu features?Byte size is 8 bit, word/register size is 32 bit
The required address spaces are
ram
andcog
for both architectures, and propeller2 has an additionallut
address space.Related: #7202
I'll try doing that myself when it's accepted to be done
The text was updated successfully, but these errors were encountered: