Verilog for ASIC Design
-
Updated
Sep 13, 2021 - Verilog
#
sequence-detector
Here are 7 public repositories matching this topic...
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
-
Updated
Dec 26, 2023 - Verilog
FSM: Sequence Detector using Verilog HDL
fsm verilog hdl verilog-hdl mealy-machine verilog-project verilog-code sequence-detector mealy-fsm sequence-detection sequence-detector-11010
-
Updated
Jul 12, 2024 - Verilog
sequence detector with overlapped 2 patterns 010111 or 1101
-
Updated
Aug 25, 2021 - Verilog
Verilog Mini Projects
verilog alarm-clock fifo vending-machine lfsr traffic-light-controller barrel-shifter voting-machine verilog-project carry-look-ahead-adder sequence-detector booth-multiplication
-
Updated
Aug 9, 2024 - Verilog
11001 sequence detector
asic fpga hardware verilog hdl digital-design hardware-description-language sequence-detector sequence-detection
-
Updated
Jan 21, 2025 - Verilog
basic implementation of logic structures using verilog (revising github)
registers pipo d-flipflop full-adder sipo sequence-detector siso piso verilog-testbenches synchronous-counter priority-encoder jk-flipflop t-flipflop sr-flip-flop full-subtractor half-subtractor
-
Updated
Feb 29, 2024 - Verilog
Improve this page
Add a description, image, and links to the sequence-detector topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sequence-detector topic, visit your repo's landing page and select "manage topics."