SEP, for Simple Enough Processor, is an elaborated from scratch simulated (on Logisim) educational CPU
Implementation of Booth's algorithm for signed binary multiplication. It includes code designed for the PDUA processor, developed by the Pontificia Universidad Javeriana. The algorithm is provided in assembly language and includes its translation into executable binary instructions.
Microcontroller implementation (VHDL) using an expanded version of the R8 ISA (PUCRS - Porto Alegre, Brasil), aiming FPGA synthesis
Add a description, image, and links to the processor-design topic page so that developers can more easily learn about it.
To associate your repository with the processor-design topic, visit your repo's landing page and select "manage topics."