Skip to content
#

alu

Here are 12 public repositories matching this topic...

This repository contains a SystemVerilog implementation of a basic 5-stage pipeline RISC-V processor. The processor includes a register file, ALU, control unit, instruction memory, and data memory. It is designed to run simple assembly programs and includes optimizations for performance such as hazard detection, forwarding, and branch prediction.

  • Updated Mar 2, 2025
  • SystemVerilog

This project is a 32-bit Arithmetic Logic Unit (ALU) designed in SystemVerilog as part of a MIPS microprocessor simulation. The ALU supports various arithmetic and logical operations and includes a custom-built 32-bit full adder, one 2-to-1 MUX, one 4-to-1 MUX, one AND gate , one OR gate and the Zero Extend Logic

  • Updated Nov 2, 2024
  • SystemVerilog

Improve this page

Add a description, image, and links to the alu topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the alu topic, visit your repo's landing page and select "manage topics."

Learn more