Skip to content
View ddurfeeEngineer's full-sized avatar
1 follower · 0 following

Block or report ddurfeeEngineer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ddurfeeEngineer/README.md

This repository is for projects that David Durfee is involved in. Presently, most of the work involves the Xilinx Zynq Zedboard with an AD9361 SDR daughter card.

David Durfee has a Bachelor of Science Degree in Electrical Engineering, a Master of Science Degree in Computer Science and a PhD for studies in both disciplines, all from Brown University. He is a past Adjunct Professor for the Computer Science Department of the University of Rhode Island and is currently an Adjunct Professor for the School of Engineering at Brown University. In addition to teaching and advising, he has been doing research in the area of brain science.

Previous to starting his current company Bay Computer Associates, he worked for Motorola, several start-up companies, and served on the technical staff at Brown University. His experience ranges from Unix systems programming, to embedded systems programming, to high-speed digital design, as well as analog design. Since BCA’s inception in 1990, he has designed and managed the creation of dozens of medical, scientific, and industrial products.

You can find me on linkedin https://www.linkedin.com/in/dave-durfee-063128/

If you would like to see a general digital electronics history lecture I have given, the video is here: https://www.youtube.com/watch?v=ySgAkySzKgY

Popular repositories Loading

  1. ad9361-iiostream-loopback ad9361-iiostream-loopback Public

    example of using iio to stream data from AD9361 with a coax cable loopback

    C 2 2

  2. ddurfeeEngineer ddurfeeEngineer Public

    Config files for my GitHub profile.

  3. System-Verilog-Tutorial-LFSR- System-Verilog-Tutorial-LFSR- Public

    simple system verilog example using an LFSR as the application

9 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Learn how we count contributions
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

March 2025

ddurfeeEngineer has no activity yet for this period.
Loading