Skip to content

Pull requests: chipsalliance/caliptra-rtl

New pull request New
10 Open 422 Closed
10 Open 422 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Pateln test rom
#807 opened Mar 5, 2025 by nileshbpat • Draft
1
[UVM] Update ROM regression to use non-default USER values for mailbox commands
#787 opened Mar 3, 2025 by calebofearth • Draft
1
Random access test
#779 opened Mar 1, 2025 by nileshbpat • Draft
Auto-generation of regression yaml files for Calitpra_top regression runs.
#755 opened Feb 25, 2025 by anjpar Loading…
DCLS integration
#737 opened Feb 18, 2025 by kgugala Loading…
Add coverage report
#587 opened Sep 10, 2024 by kiryk Loading…
2
Integration docs: Add recommended TRNG self-test thresholds.
#569 opened Aug 13, 2024 by korran Loading…
Add test for JTAG during uC reset
#554 opened Jul 4, 2024 by robertszczepanski Loading…
Patch 1.0 RTL with Lint Fixes enhancement New feature or request
#518 opened May 17, 2024 by calebofearth Loading…
@calebofearth
9
Fix PC setup after waking from clock gating in Verilator Future
#380 opened Jan 16, 2024 by robertszczepanski Loading…
12
ProTip! no:milestone will show everything without a milestone.