corrected few more typos in mermaid dig

akiitr · Jan 19, 2025 · 1fb3525 · 1fb3525
1 parent 6da1d56
commit 1fb3525
Show file tree

Hide file tree

Showing 2 changed files with 64 additions and 64 deletions.
diff --git a/docs/fvclp/fvclpinfo.md b/docs/fvclp/fvclpinfo.md
@@ -152,37 +152,37 @@ graph TD
     style G fill:#ccf,stroke:#333,stroke-width:2px
     subgraph "Testbench Development"
         style B fill:#cdf,stroke:#333,stroke-width:2px
-        B1[Driver]
-        B2[Monitor]
-         B3[Checker]
-        B4[Environment]
-         B -- B1
-         B -- B2
-         B -- B3
-         B -- B4
+        B1(Driver)
+        B2(Monitor)
+         B3(Checker)
+        B4(Environment)
+         B --> B1
+         B --> B2
+         B --> B3
+         B --> B4
     end
   subgraph "Stimulus Generation"
      style C fill:#9cf,stroke:#333,stroke-width:2px
-         C1[Randomization]
-         C2[Constraints]
-          C -- C1
-          C -- C2
+         C1(Randomization)
+         C2(Constraints)
+          C --> C1
+          C --> C2
   end
      subgraph "Verification Results"
          style D fill:#9cf,stroke:#333,stroke-width:2px
-         D1[Waveforms]
-         D2[Logs]
-         D3[Assertions]
-         D -- D1
-          D -- D2
-          D -- D3
+         D1(Waveforms)
+         D2(Logs)
+         D3(Assertions)
+         D --> D1
+          D --> D2
+          D --> D3
    end
     subgraph "Coverage Analysis"
         style E fill:#cdf,stroke:#333,stroke-width:2px
-          E1[Functional Coverage]
-          E2[Code Coverage]
-          E -- E1
-           E -- E2
+          E1(Functional Coverage)
+          E2(Code Coverage)
+          E --> E1
+           E --> E2
       end
 ```
 
@@ -266,19 +266,19 @@ graph TD
      style A fill:#f9f,stroke:#333,stroke-width:2px
     style E fill:#ccf,stroke:#333,stroke-width:2px
     style F fill:#fcc,stroke:#333,stroke-width:2px
-     subgraph "Property Specification"
+    subgraph "Property Specification"
          style B fill:#9cf,stroke:#333,stroke-width:2px
-         B1[Assertions]
-         B2[Temporal Logic]
-          B -- B1
-          B -- B2
+         B1(Assertions)
+         B2(Temporal Logic)
+          B --> B1
+          B --> B2
      end
      subgraph "Verification Results"
         style C fill:#cdf,stroke:#333,stroke-width:2px
-        C1[Proof]
-         C2[Counter Examples]
-          C -- C1
-          C -- C2
+        C1(Proof)
+         C2(Counter Examples)
+          C --> C1
+          C --> C2
       end
 ```
 
@@ -368,24 +368,24 @@ graph TD
      style F fill:#fcc,stroke:#333,stroke-width:2px
     subgraph "Inputs to UPF Flow"
      style A fill:#f9f,stroke:#333,stroke-width:2px
-       A1[RTL Design]
-       A2[UPF Specification]
-        A -- A1
-        A -- A2
+       A1(RTL Design)
+       A2(UPF Specification)
+        A --> A1
+        A --> A2
     end
     subgraph "Power Aware Simulation"
         style B fill:#cdf,stroke:#333,stroke-width:2px
-        B1[Power Mode Transitions]
-        B2[Power Domain Behavior]
-        B -- B1
-        B -- B2
+        B1(Power Mode Transitions)
+        B2(Power Domain Behavior)
+        B --> B1
+        B --> B2
      end
       subgraph "Verification Results"
        style C fill:#9cf,stroke:#333,stroke-width:2px
-       C1[Rule Violations]
-       C2[Power Analysis]
-       C -- C1
-        C -- C2
+       C1(Rule Violations)
+       C2(Power Analysis)
+       C --> C1
+        C --> C2
       end
 ```
 

diff --git a/docs/pdn/pdninfo.md b/docs/pdn/pdninfo.md
@@ -194,38 +194,38 @@ graph TD
     style A fill:#f9f,stroke:#333,stroke-width:2px
     style F fill:#ccf,stroke:#333,stroke-width:2px
     style D fill:#9cf,stroke:#333,stroke-width:2px
-     style G fill:#fcc,stroke:#333,stroke-width:2px
+    style G fill:#fcc,stroke:#333,stroke-width:2px
     subgraph "Inputs for Analysis"
     style A fill:#f9f,stroke:#333,stroke-width:2px
-        A1[Netlist]
-        A2[Power Intent (UPF)]
-        A3[Technology Files]
-         A -- A1
-         A -- A2
-          A -- A3
+        A1(Netlist)
+        A2(Power Intent UPF)
+        A3(Technology Files)
+        A --> A1
+        A --> A2
+        A --> A3
     end
   subgraph "Inputs for ECO"
       style G fill:#fcc,stroke:#333,stroke-width:2px
-        G1[ECO Script]
-        G2[Placement/Routing Data]
-        G -- G1
-        G -- G2
+        G1(ECO Script)
+        G2(Placement/Routing Data)
+        G --> G1
+        G --> G2
       end
     subgraph "PDN Simulation Setup"
      style C fill:#cdf,stroke:#333,stroke-width:2px
-         C1[Simulation Parameters]
-         C2[PDN Model]
-          C -- C1
-          C -- C2
+         C1(Simulation Parameters)
+         C2(PDN Model)
+          C --> C1
+          C --> C2
    end
     subgraph "Analysis Results"
         style D fill:#9cf,stroke:#333,stroke-width:2px
-       D1[IR Drop Map]
-         D2[EM Violations]
-         D3[Impedance Plots]
-         D -- D1
-          D -- D2
-           D -- D3
+       D1(IR Drop Map)
+         D2(EM Violations)
+         D3(Impedance Plots)
+         D --> D1
+          D --> D2
+           D --> D3
    end
 ```