-
π Iβm currently working on 100-days-of-RTL
-
π± Iβm currently learning SVA , CDV & ABV
-
π« How to reach me divyaasaiiruku@gmail.com
Hi there! I'm Divya, a passionate Verification Engineer with a keen interest in hardware design and verification methodologies.
π Verification Engineer
Popular repositories Loading
-
100daysofRTL
100daysofRTL PublicStarting the "100 Days of RTL Challenge" has been an exciting adventure. Each day, I'm diving into Verilog-based RTL design, exploring the world of digital circuits. From understanding basic gates β¦
Verilog 2
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.