Skip to content
View Divya-i's full-sized avatar

Block or report Divya-i

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Divya-i/README.md

Hi πŸ‘‹, I'm Divya Sai Iruku

A passionate Verification Engineer from India

divya-i

  • πŸ”­ I’m currently working on 100-days-of-RTL

  • 🌱 I’m currently learning SVA , CDV & ABV

  • πŸ“« How to reach me divyaasaiiruku@gmail.com

Connect with me:

https://www.linkedin.com/in/divya-sai-iruku-212b73206/

Languages and Tools:

c cplusplus matlab python

Β divya-i

divya-i

Popular repositories Loading

  1. 100daysofRTL 100daysofRTL Public

    Starting the "100 Days of RTL Challenge" has been an exciting adventure. Each day, I'm diving into Verilog-based RTL design, exploring the world of digital circuits. From understanding basic gates …

    Verilog 2

  2. Divya-i Divya-i Public

  3. System_Verilog System_Verilog Public

    Verilog

  4. PROJECTS PROJECTS Public

    SystemVerilog