Skip to content

Commit

Permalink
fix
Browse files Browse the repository at this point in the history
  • Loading branch information
tohrnii committed Jun 28, 2023
1 parent 5bfc157 commit ffcee6c
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 4 deletions.
4 changes: 2 additions & 2 deletions air/src/trace/mod.rs
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ pub const MIN_TRACE_LEN: usize = 64;
// ------------------------------------------------------------------------------------------------

// system decoder stack range checks chiplets
// (8 columns) (24 columns) (19 columns) (4 columns) (18 columns)
// (8 columns) (24 columns) (19 columns) (3 columns) (18 columns)
// ├───────────────┴───────────────┴───────────────┴───────────────┴─────────────────┤

pub const SYS_TRACE_OFFSET: usize = 0;
Expand Down Expand Up @@ -57,7 +57,7 @@ pub const TRACE_WIDTH: usize = CHIPLETS_OFFSET + CHIPLETS_WIDTH;
// ------------------------------------------------------------------------------------------------

// decoder stack range checks hasher chiplets
// (3 columns) (1 column) (3 columns) (1 column) (1 column)
// (3 columns) (1 column) (2 columns) (1 column) (1 column)
// ├───────────────┴──────────────┴──────────────┴───────────────┴───────────────┤

// Decoder auxiliary columns
Expand Down
1 change: 0 additions & 1 deletion miden/tests/integration/air/chiplets/mod.rs
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,6 @@ mod hasher;
mod memory;

#[test]
#[ignore]
fn chiplets() {
// Test a program that uses all of the chiplets.
let source = "begin
Expand Down
2 changes: 1 addition & 1 deletion processor/src/range/aux_trace.rs
Original file line number Diff line number Diff line change
Expand Up @@ -89,7 +89,7 @@ impl AuxTraceBuilder {
let mut rc_user_op_idx = 0;

// the first half of the trace only includes values from the operations.
for (clk, range_checks) in self.cycle_range_checks.range(0..=self.start_16bit as u32) {
for (clk, range_checks) in self.cycle_range_checks.range(0..self.start_16bit as u32) {
let clk = *clk as usize;

// if we skipped some cycles since the last update was processed, values in the last
Expand Down

0 comments on commit ffcee6c

Please sign in to comment.