We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 917ed35 commit 03903f9Copy full SHA for 03903f9
hal/src/rtl872x/spi_hal.cpp
@@ -274,8 +274,8 @@ class Spi {
274
u32 rtlClockDivider = 256;
275
clockDivToRtlClockDiv(config_.clockDiv, &rtlClockDivider);
276
SSI_SetBaudDiv(SPI_DEV_TABLE[rtlSpiIndex_].SPIx, rtlClockDivider);
277
- // Set sample delay for SPI0@50MHz
278
- if (rtlClockDivider == 2 && SPI_DEV_TABLE[rtlSpiIndex_].SPIx == SPI0_DEV) {
+ // Set sample delay for SPI0@50MHz/25MHz
+ if (rtlClockDivider <= 4 && SPI_DEV_TABLE[rtlSpiIndex_].SPIx == SPI0_DEV) {
279
SSI_SetSampleDelay(SPI_DEV_TABLE[rtlSpiIndex_].SPIx, 0x1);
280
} else {
281
SSI_SetSampleDelay(SPI_DEV_TABLE[rtlSpiIndex_].SPIx, 0x0);
0 commit comments