Skip to content

Commit 74b95b9

Browse files
Update README.md
1 parent 0a527de commit 74b95b9

File tree

1 file changed

+11
-11
lines changed

1 file changed

+11
-11
lines changed

README.md

+11-11
Original file line numberDiff line numberDiff line change
@@ -22,17 +22,17 @@ After completing this tutorial, you will be able to:
2222

2323
Table of Contents
2424
=================
25-
* [Abstract](Abstract)
26-
* [Cadence-RTL-to-GDSII-FlowCadence-RTL-to-GDSII-Flow](Cadence-RTL-to-GDSII-Flow)
27-
* [Counter Design](Counter-Design)
28-
* [Simulating a Simple Counter Design](Simulating-a-Simple-Counter-Design)
29-
* [Synthesis Stage](Synthesis-Stage)
30-
* [Equivalency Checking Stage](Equivalency-Checking-Stage)
31-
* [Implementation Stage](Implementation-Stage)
32-
* [Gate-Level Simulation Stage](Gate-Level-Simulation-Stage)
33-
* [Timing Analysis and Debug Stage](Timing-Analysis-and-Debug-Stage)
34-
* [Acknowledgements](Acknowledgements)
35-
* [Reference](Reference)
25+
* [Abstract](#Abstract)
26+
* [Cadence-RTL-to-GDSII-FlowCadence-RTL-to-GDSII-Flow](#Cadence-RTL-to-GDSII-Flow)
27+
* [Counter Design](#Counter-Design)
28+
* [Simulating a Simple Counter Design](#Simulating-a-Simple-Counter-Design)
29+
* [Synthesis Stage](#Synthesis-Stage)
30+
* [Equivalency Checking Stage](#Equivalency-Checking-Stage)
31+
* [Implementation Stage](#Implementation-Stage)
32+
* [Gate-Level Simulation Stage](#Gate-Level-Simulation-Stage)
33+
* [Timing Analysis and Debug Stage](#Timing-Analysis-and-Debug-Stage)
34+
* [Acknowledgements](#Acknowledgements)
35+
* [Reference](#Reference)
3636

3737

3838
# Cadence-RTL-to-GDSII-Flow

0 commit comments

Comments
 (0)