File tree 4 files changed +28
-4
lines changed
4 files changed +28
-4
lines changed Original file line number Diff line number Diff line change @@ -21,8 +21,8 @@ IVERILOG_INCLUDE.v
21
21
debug /*
22
22
html /*
23
23
man /*
24
- .project
25
- .pydevproject
24
+ / .project
25
+ / .pydevproject
26
26
# copied from .eclipse_project_setup, can be used to import workin set to limit warnings reported
27
27
workingSet.psf
28
28
* .fst
@@ -31,6 +31,8 @@ cocotb/sim_build
31
31
cocotb /results.xml
32
32
* .directory
33
33
html.tar.gz
34
- bitbake-logs
35
- sysroots
34
+ /bitbake-logs
35
+ /sysroots
36
+ /image
37
+ /scripts
36
38
Original file line number Diff line number Diff line change
1
+ <?xml version =" 1.0" encoding =" UTF-8" ?>
2
+ <projectDescription >
3
+ <name >x359</name >
4
+ <comment ></comment >
5
+ <projects >
6
+ </projects >
7
+ <buildSpec >
8
+ </buildSpec >
9
+ <natures >
10
+ <nature >com.elphel.vdt.veditor.HdlNature</nature >
11
+ </natures >
12
+ </projectDescription >
Original file line number Diff line number Diff line change
1
+ FPGA_project_@_ImplementationTopFile =x359.v
2
+ FPGA_project_@_SimulationTopFile =x359.tf
3
+ FPGA_project_@_SimulationTopModule =testbench359
4
+ FPGA_project_@_part =xc3s1200eft256-4
5
+ com.elphel.store.context.FPGA_project =FPGA_project_@_SimulationTopFile<-@\# \#@->FPGA_project_@_SimulationTopModule<-@\#\#@->FPGA_project_@_ImplementationTopFile<-@\#\#@->FPGA_project_@_part<-@\#\#@->
6
+ com.elphel.store.version.FPGA_project =1.0
7
+ eclipse.preferences.version =1
Original file line number Diff line number Diff line change
1
+ com.elphel.store.context.=com.elphel.vdt.PROJECT_DESING_MENU<-@\# \#@->
2
+ com.elphel.vdt.PROJECT_DESING_MENU =MainDesignMenu
3
+ eclipse.preferences.version =1
You can’t perform that action at this time.
0 commit comments