Skip to content

Commit df1a3dd

Browse files
added eclipse_project_setup
1 parent 13d6259 commit df1a3dd

File tree

4 files changed

+28
-4
lines changed

4 files changed

+28
-4
lines changed

.gitignore

+6-4
Original file line numberDiff line numberDiff line change
@@ -21,8 +21,8 @@ IVERILOG_INCLUDE.v
2121
debug/*
2222
html/*
2323
man/*
24-
.project
25-
.pydevproject
24+
/.project
25+
/.pydevproject
2626
#copied from .eclipse_project_setup, can be used to import workin set to limit warnings reported
2727
workingSet.psf
2828
*.fst
@@ -31,6 +31,8 @@ cocotb/sim_build
3131
cocotb/results.xml
3232
*.directory
3333
html.tar.gz
34-
bitbake-logs
35-
sysroots
34+
/bitbake-logs
35+
/sysroots
36+
/image
37+
/scripts
3638

eclipse_project_setup/.project

+12
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
<?xml version="1.0" encoding="UTF-8"?>
2+
<projectDescription>
3+
<name>x359</name>
4+
<comment></comment>
5+
<projects>
6+
</projects>
7+
<buildSpec>
8+
</buildSpec>
9+
<natures>
10+
<nature>com.elphel.vdt.veditor.HdlNature</nature>
11+
</natures>
12+
</projectDescription>
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
FPGA_project_@_ImplementationTopFile=x359.v
2+
FPGA_project_@_SimulationTopFile=x359.tf
3+
FPGA_project_@_SimulationTopModule=testbench359
4+
FPGA_project_@_part=xc3s1200eft256-4
5+
com.elphel.store.context.FPGA_project=FPGA_project_@_SimulationTopFile<-@\#\#@->FPGA_project_@_SimulationTopModule<-@\#\#@->FPGA_project_@_ImplementationTopFile<-@\#\#@->FPGA_project_@_part<-@\#\#@->
6+
com.elphel.store.version.FPGA_project=1.0
7+
eclipse.preferences.version=1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,3 @@
1+
com.elphel.store.context.=com.elphel.vdt.PROJECT_DESING_MENU<-@\#\#@->
2+
com.elphel.vdt.PROJECT_DESING_MENU=MainDesignMenu
3+
eclipse.preferences.version=1

0 commit comments

Comments
 (0)